Lab 6 Pipelining

The objective of this lab is to design and verify the manipulations o the CPU pipelining. In this lab, only manipulation instructions are implemented. The MIF file is used to provide Control Unit instructions. When there is data dependency/hazard, data forwarding is required for full working functionality. All of the manipulation instructions are completed in this lab without any major issue.